1 Evolution of Computers	Binary Integers	4 Instruction Execution Cycle	Cheaper.	Performance
Computer Performance	uint: $\sum_{i=0}^{n-1} 2^i a_i$	(1) Instruction address calculation;	SRAM: Read-write; Volatile; Use logic	Average Access Time
<b>Clock speed</b> $(f)$ : cycles per second,		(2) Instruction fetch; (3) Instruction	gates; No refresh; Fast; Expensive.	= Hit time + Miss rate × Miss penalty.
measured in Hz.	<b>Sign-Mag:</b> $(-1)^{a_{n-1}} \sum_{i=0}^{n-2} 2^i a_i$	decode; (4) Operand address calculation;	Bench-marking Memory Performance	Unified/Split Cache
Average CPI: $\frac{\sum_{i} \text{CPI}_{i} \times \text{I}_{i}}{\sum_{i} \text{I}_{i}}$	1's Comp: (if < 0) bit-wise NOT	(5) Operand fetch (one or more); (6) Data	Access Time: Time to read/write data.	<b>Unified</b> : Instructions and data share the
Process Time (T): $\frac{(\sum_{i} I_{i}) \times CPI}{f}$	<b>2's Comp</b> : (if < 0) 1's Comp + 1	operation; (7) Operand address	Bandwidth/Transfer Rate: Rate at which	same cache. Auto balanced. Memory contention problem on pipeline and
and the second s	$-2^{n-1} + \sum_{i=0}^{n-2} 2^i a_i$	calculation; (8) Operand store;	data can be read/written.  Memory Cycle Time: Access time +	parallel executions, causes bottoleneck.
MIPS: $\frac{f}{\text{CPI} \times 10^6}$	MSB of 1's Comp and 2's Comp is sign	(9) Interrupt check.	Transfer time.	<b>Split</b> : Instructions and data have
2 Digital Logic	bit.	Operation Format	Cache Memory	fixed-size separate caches. Better
Boolean Algebra	Binary Integer Arithmetics	One word: [opcode, src1, src2, dest] (register)	A unit-addressable main memory with	performance. Main trend.
	Negation of 2's Comp	Two word: [opcode, src, address		Virtual Memory
$\underline{A} \oplus \underline{B} = \overline{A}B + \underline{A}\overline{B}$	Take 2's Comp of the 2's Comp.	model, dest], [address (mem)]	<i>n</i> -bit addresses, a block size of $2^k$ units,	<b>Physical vs Logical Address</b> : Physical for
$A \oplus B = AB + \overline{AB}$ Algebra Laws	Add/Sub of 2's Comp	Instruction Fetch	has $M = 2^{n-k}$ blocks. The cache has $m$	addressing actual memory, space
	Add/Sub directly.  Overflow: Two numbers of same sign	(1) MAR $\leftarrow$ PC; (2) PC $\leftarrow$ PC + 1;	blocks (lines), $m \ll M$ .	smaller; logical visible to the program, space may be larger.
	added to get oppposite sign.	(3) $MDR \leftarrow Mem[MAR]$ ; PC increment	Address Mapping	Memory Management Unit (MMU): Maps
$A + A = A$ $A \cdot A = A$ Idempotent Law	Multiplication (multiplicand × multiplier)	is implied, will change if branch.	Direct Mapping: 1-to-1 mapping.	between logical and physical addresses.
$A + \overline{A} = 1$ $A \cdot \overline{A} = 0$ Inverse	+ve×+ve: (1) for each multiplier bit,	Operand Fetch	(Cache line) = (Main mem block) % m.	Paging
(A+B)+C=A+(B+C) Associative (1)	(2) if 1, shift multiplicand left, add to	Operands in registers: ALU ← Reg	<b>Fields</b> : Tag (remaining bits), Line ( $r$ bits, corresponds to $2^r$ lines), Offset ( $k$ bits,	Page vs Frame: Page is a fixed-size block
$(A \cdot B) \cdot C = A \cdot (B \cdot C) \tag{2}$	partial sum, (3) if 0, do nothing,	Operands in memory: (1) MAR $\leftarrow$ MBR; (2) MBR $\leftarrow$ Mem[MAR];	*	of logical memory, frame is a fixed-size
$A \cdot (B+C) = A \cdot B + A \cdot C$ Distributive (1)	(4) return sum. <b>Other cases</b> : (1) for each	(2) MBR ← Mem[MAR]; Interrupt Handling	corresponds to line size $2^k$ addressable	block of physical memory.
$A + (B \cdot C) = (A + B) \cdot (A + C) \tag{2}$	non-sign multiplier bit, (2) if 1, shift	Reasons: (1) Improve efficiency;	units) <b>Pros</b> : (1) Simple circuitry. (2) Fast.	Demand Paging: Pages are loaded into
De Morgan's Theorem	multiplicand left, add to partial sum,	(2) Prevent data loss (e.g. from network);	Cons: (1) High miss rate.	memory only when needed.  Page Fault: Occurs when a page is not in
$\underline{\overline{A \cdot B \cdot \cdots \cdot N}} = \overline{A} + \underline{B} + \cdots + \underline{\overline{N}}$	(3) if 0, do nothing, (4) for sign bit, if 1,	(3) Other programs need to run (e.g.	, , , , , , , , , , , , , , , , , , ,	memory.
$\overline{A} + B + \dots + \overline{N} = \overline{A} \cdot \overline{B} \cdot \dots \cdot \overline{N}$	negate multiplicand, left shift, sign	time-sharing).	<b>Fully Associative</b> : 1-to-all mapping. <b>Fields</b> : Tag (remaining bits), Offset ( <i>k</i>	<b>Pros</b> : fast response; less memory usage;
Logic Gates	extend, add to partial sum, (5) return	<b>Information saved</b> : (1) PC; (2) Modified		<b>Cons</b> : page faults until stable set of
	sum.	registers; (3) Flags; (4) Current	bits, corresponds to line size $2^k$ addressable units)	pages loaded.
	Excess- $K$ Values range: $[0-K, 2^n-1-K]$	instruction address.	<b>Pros</b> : (1) Low miss rate. (2) Flexible use	<b>Page Table</b> : One page table per process, maps logical pages to physical frames.
		5 Memory	of cache.	PTE: (VPDF) – Valid bit (whether page
AND OR NOT	<i>K</i> is typically chosen to be $2^{n-1} - 1$ .	Memory Hierarchy: Inbound (Registers,	Cons: (1) Need to search all lines.	in memory), Protection bits (manages
	Floating Point Numbers	on-chip cache, cache, main mem) →	(2) Complex circuitry.	access rights), Dirty bit (whether page
	$\pm$ Significand $\times$ 2 $\pm$ (Biased) Exponent	Outbound (disk, SSD, DVD) $\rightarrow$ Off-line	<b>Set Associative</b> : 1-to-some mapping.	modified), Frame number (physical
NAND NOR XOR	<b>Single</b> : 32 bits, 8 exp, 23 sig.	(magnetic tape)	m (# of lines) = $v$ sets × $k$ lines/set.	frame #).
	<b>Double</b> : 64 bits, 11 exp, 52 sig.	Trends (top to bottom): Capacity \(\frac{1}{2}\); Cost	i  (Set #) = j  (Main mem block)  % v.	Translation Lookaside Buffer (TLB): Like
Functional Complete Set	Extended: 80 bits, 15 exp, 112 sig.	per bit ↓; Access time ↑; Frequency of access ↓.	<b>Implementation</b> : (1) $v$ associative	a cache, stores some valid PTEs. TLB
Any boolean function can be	Special Values (used only when specified)	Principle of Locality: Temporal (recently	caches. (high associativity) (2) $k$ direct	consulted first, if not found, page table
implemented by the set.	<b>0</b> : $\exp = 0$ , $\sin = 0$ .	accessed likely to be accessed again, e.g.	cache. (k-way set associative, low	is consulted.  External Memory
{AND, OR, NOT} {NAND} {NOR}	<b>Subnormalized</b> : $\exp = 0$ , $\operatorname{sig} \neq 0$ . $\infty$ : $\exp = \operatorname{all} 1$ , $\operatorname{sig} = 0$ .	sum) and <b>Spatial</b> (items with nearby	associativity)	Hard Disk Drive (HDD)
{AND, NOT} {OR, NOT} Implementing Functions	NaN: $\exp = \text{all } 1$ , $\operatorname{sig} = 0$ .	addresses likely to be accessed soon, e.g.	<b>Fields</b> : Tag (remaining bits), Set (s bits,	Components: Platter (disk), Track
<b>SOP</b> : (1) write 1's as minterms (products	Properties	arr[]).	corresponds to $v = 2^s$ sets), Offset (k bits,	(concentric circle), <b>Sector</b> (segment of
of variables), (2) sum minterms.	# of representable numbers same as int.	Memory Organisation: Big Endian	corresponds to line size $2^k$ addressable	track, 512 bytes), <b>Cylinder</b> (set of same
<b>POS</b> : (1) write 1's as product terms of	Not uniformly distributed.	(left-to-right) and Little Endian	units)	tracks vertically).
variables, (2) apply NOT to each term,	Arithmetic laws not always hold.	(right-to-left).	Pros: (1) Low miss rate.	<b>Sector Format</b> : <i>e.g.</i> <b>Gap 1</b> (separate
(3) apply De Morgan's, (4) connect terms	Floating Point Arithmetics	Access Modes: Sequential, Random, Associative.	Cons: (1) Complex circuitry.	sectors) - ID Field (synch, track, head,
with AND.	Add/Sub	Internal Memory	Replacement Algorithms	sector #, CRC) - Gap 2 (separate ID &
Karnaugh Map: (1) write map,	(1) Check 0. (2) Align significand	ROM: Read-only; Non-volatile; Written	Random: Randomly choose a line to	data) - Data Field (data, CRC) - Gap 3
rows/columns differ by only 1 bit,	(smaller exp shift right). (3) Add/Sub	by masks; No erasure.	replace. (Not used) <b>FIFO</b> : Replace the line that has been in	Disk Layout Methods: (1) Constant
(2) circle 1's as large, in powers of 2, rectangular, wrap if needed (3) each	significands. (4) Normalise. (5) Round.	PROM: Read-only; Non-volatile; Written	the cache the longest.	Angular Velocity - easy read/write, density decreases towards the rim,
group is a product, sum groups.	Multiplication/Division	electrically; No erasure. <b>EPROM</b> : Read-mostly; Non-volatile;	LRU: Replace the line that has been least	wastes space; (2) Multiple Zone
Adders	(1) Check 0. (2) Multiply/Divide	Written electrically; Erased by UV light.	recently used.	Recording - zones with different # of
<b>Half Adder</b> : $S = A \oplus B$ $C = A \cdot B$	significands. (3) Multiplication: add	<b>EEPROM</b> : Read-mostly; Non-volatile;	<b>LFU</b> : Replace the line that has been least	sectors, maximise storage capacity,
<b>Full Adder</b> : $S = A \oplus B \oplus C_{in}$	exponents, sub $K$ ; Division: sub exponents, add $K$ . (4) Determine sign.	Written electrically; Érased electrically	frequently used.  Not applicable to direct mapping.	density similar but <b>NOT</b> uniform
$C_{\text{out}} = A \cdot B + C_{\text{in}} \cdot (A \oplus B)$	(5) Normalise. (6) Round.	(byte-wise).		Data Access Time: (1) Seek time - move
3 Number Representation	Rounding Methods	Flash: Read-mostly; Non-volatile;	Write Policies	read/write head to cylinder, distance dependent, 5 - 15 ms startup, 0.2 - 1 ms
Positional Number System	5	Written electrically; Erased electrically	<b>Write-through</b> : Write every time cache is changed.	consecutive; (2) <b>Rotational latency</b> -
$\sum_{i} (a_i r^i)$ Direct $(O(n^2))$	Round to nearest even. Round towards zero.	(block-wise); limited write cycles. <b>DRAM</b> : Read-write; Volatile; Use	Write-back: Write only when line is	average is half a revolution; (3) <b>Transfer</b>
$r(r(a_n + a_{n-1}) + \cdots) + a_0$ Iterative $O(n)$	Round towards $\pm \infty$ .	transistors; Refresh needed; Slow;	replaced.	time - $t_T \ll \text{seek} + \text{latency}$
· · · · · · · · · · · · · · · · · · ·			- · I · · · · · · · ·	

 $t_T = \frac{\text{bytes to transfer}}{\text{bytes per track}} \times \frac{1}{\text{rotation speed (rps)}}$ Redundant Array of Independent Disks (RAID)

**0 (non-redundant)**: data stored in round-robin fashion, efficient for accessing one block of data, no failure

**1 (mirroring)**: multi-disk failure tolerance, either copy can be used  $\rightarrow$ reduce seek time, 1 logical write = 2 physical writes.

2 (hamming code): not used, expensive, # redundant disks  $\approx \log_2(\text{# data disks})$ , efficient for parallel with small strip size, universally controlled spindles.

**3 (bit-interleaved parity)**: 1 disk for parity, can recover from 1 disk failure  $(p = b_{\text{lost}} \oplus b_2 \oplus b_3 \Leftrightarrow b_{\text{lost}} = b_2 \oplus b_3 \oplus p)$ , fast read/write, low ECC:Data ratio. 4 (block-level parity): not used, write penalty = 2 reads + 2 writes, methods for writing: (1) write data, recalculate parity, write parity; (2) write data, compare old data with new data, add difference to parity;, individual spindle control, fast read, slow write, low ECC:Data. **5 (block-level distributed parity)**: 1 disk

for parity, parity distributed across all disks, can endure 1 disk failure, common for Network Attached Storage, fastest read/write, low ECC:Data 6 (dual redundancy): 2 disks for parity, can endure 2 disk failures, use two different parity methods, distributed across all disks.

6 Input & Output I/O Module: interface between processor and memory via system bus or central switch; interface to peripheral devices through dedicated data links.

**Model Requirements**: (1) asynchronous timing (2) command decoding (e.g. SEEK) (3) data exchange (4) status reporting (e.g. ready, busy, etc.) (5) address recognition (6) data buffering (speed up transactions) (7) error detection & correction

## I/O Register Mapping

**Memory-mapped**: registers mapped into main memory address space; accessed as if memory locations;

**I/O-mapped**: mapped into separate address space; accessed via special instructions.

#### I/O Techniques

**Programmed I/O**: Not using interrupts. CPU waits for I/O device to complete operation. CPU accesses device via Control and Status Registers (CSR). Wastes CPU time.

Interrupt-driven I/O:  $(Memory \leftrightarrow CPU \leftrightarrow I/O) CPU executes$ other instructions after sending I/O command. I/O interrupts CPU when complete. CPU sends acknowledgment (INTA) to I/O. Interruptions handled **between** instruction cycles. **Direct Memory Access (DMA):**  $(Memory \leftrightarrow I/O)$  Use Input-Output Processor (IOP). IOP steals cycles from CPU. CPU sees elongated cycle and wait until cycle is over. Interruptions handled within one instruction cycle.

# 7 Instruction Sets

**Arithmetic Operations**: treat operands as numbers; consider signs; (e.g. arithmetic shift = multiplication/division by 2, sign bit preserved). **Logical Operations**: treat operands as bit

replenish new bits with 0. **Rotate Operations**: put bits shifted out back into the other end of the number; are logical operations.

patterns; discard bits shifted out;

### Instruction Operands

Op#	Symbolic	Interpretation
3	0P A, B, C	A←B OP C
2	OP A, B	A←A OP B
1	OP A	AC←AC OP A
0	0P	T←(T-1) OP T
Dogistars		, ,

# Registers

General Purpose Registers: can be used for whatever reason

**Dedicated Purpose Registers**: have a specific purpose (e.g. PC, IR, SP, processor status word - PSW, flag)

## **Data Types Basic Data Types**

Typical lengths: 8, 16, 32, 64 bits **Numeric**: integer, floating point; Non-numeric: character, binary data;

### **MIPS Architecture**

(family of RISC, not ARM nor x86) 9 basic types: (1) (un)/signed bytes; (2) (un)/signed half-words; (3) (un)/signed words; (4) double-words; (5) single-precision floating point (32 bits); (6) double-precision floating point (64 bits);

#### **ARM Architecture**

Supported lengths: (1) byte (8 bits); (2) half-word (16 bits); (3) word (32 bits); Only unsigned integers, nonnegative integers, and 2's comp integers. No floating point by hardware, must be emulated.

#### **Addressing Modes**

**Immediate** (OP = A): operand is value; **Pros**: no memory reference; **Cons**: small operand magnitude **Direct** (EA = A): operand is address; **Pros**: fast & increased magnitude; **Cons**: limited address space **Indirect** (EA = (A)): operand is address

of address; Pros: large address space;

**Cons**: multiple memory references

**Register** (EA = R): operand points to

register; **Pros**: fast; **Cons**: limited # of

registers (e.g. 32 in MIPS) **Register Indirect** (EA = (R)): operand

points to register, register has address; **Pros & Cons**: same as indirect **Displacement** (EA = A + (R)): address is base address + offset; **Pros**: flexible; Cons: complex; Usage: local vars, arrays; Registers: PC, SP, base pointer register **Stack** (EA = Top of Stack): implicit; **Pros**: no memory references; **Cons**: limited applicability; Usage: PUSH and POP; Register: SP

## **Assembly Language** Syntax

...] [# COMMENT] **Assembler Directives** .data data segment .text program segment .global NAME introduce to other files .reserve EXPR reserve space with 0 .word VAL1[, ...] write to memory

[LABEL:] OP NAME [OP 1, OP 2,

OS Support **OS Services**: (1) Program creation (compilers), execution (loading, managing resources), (2) I/O access (provide uniform interface, implementation hidden), (3) File system management, (4) System access (user/kernel mode), (5) Error detection & response (BSOD), (6) Accounting (collect usage stats) System Calls: special entry points to execute OS functions via kernel model (executed by OS on behalf of user program) **Scheduling & Time Sharing:** CPU time

divided into time slices, each process gets a slice, when used up, process is suspended and another process is scheduled. OS maintains a priority queue, depends on waiting time, system load, CPU-bound etc.

# **Processor Pipelining**

Ideal throughput = 1 CPI.

#### **Pipeline Hazards**

possible;

**Resource**: multiple instructions need the same resource (PC, ALU, registers). **Solution**: add more resources Data: instruction depends on result of previous instruction – (1) **RAW**: occurs if read happens before write when it should be RAW; (2) **WAR**: opposite of RAW, not occurs in pipeline but in parallel systems; (3) WAW: occurs if 2nd write happens before 1st, not in pipeline but in parallel systems. **Solutions**: (1) **Stalling**: wait; (2) **Data forwarding**: use result of previous instruction; (3) **Rearrange instructions**: separate dependent instructions, not always

**Control**: branch not resolved.

**Unsolvable**. Mitigated by branch

prediction. **Branch Prediction** 

**Static**: always predict taken/not taken. **Pros**: simple, 50% accuracy, higher in for loops. **Cons**: possible high page faults.

**Dynamic:** Use history to help predict. (1) **1-bit**: If wrong prediction, predict opposite; Problem: high misprediction rate at the end of loops; (2) 2-bit: If two consecutive wrong predictions, predict opposite. **RISC Architecture** 

**Characteristics**: (1) Load/store architecture: only load/store instructions access memory; (2) Fixed-length, simple, fixed-format instructions ⇒ high clock rate, low clock cycle time; (3) Fewer addressing modes  $\Rightarrow$  low CPI; (4) More instructions (reduction in CPI is more significant than increase in instruction count); (5) Extensive soft/hardware pipelining; (6) Relies on compiler optimisation.